plat_hook.h File Reference

#include "sensor.h"
#include "plat_pldm_sensor.h"

Include dependency graph for plat_hook.h:

This graph shows which files directly or indirectly include this file:

Go to the source code of this file.

Classes
struct	power_capping_mapping_sensor
struct	power_capping_user_settings_struct
struct	vr_vout_range_user_settings_struct
struct	bootstrap_user_settings_struct
struct	thermaltrip_user_settings_struct
struct	throttle_user_settings_struct
struct	ath_gpio_user_settings_struct
struct	vr_mapping_sensor
struct	vr_vout_user_settings
struct	vr_mapping_status
struct	_vr_pre_proc_arg
struct	temp_mapping_sensor
struct	power_sequence
struct	temp_threshold_user_settings_struct
struct	temp_threshold_mapping_sensor
struct	bootstrap_mapping_register
struct	ubc_vr_power_mapping_sensor

Macros
#define	VR_MAX_NUM   11
#define	VR_MUTEX_LOCK_TIMEOUT_MS   1000
#define	POWER_HISTORY_SIZE   10
#define	POWER_CAPPING_HC_DEFAULT   1000
#define	POWER_CAPPING_LC_DEFAULT   800
#define	POWER_CAPPING_ENABLE   1
#define	POWER_CAPPING_DISABLE   0
#define	POWER_CAPPING_AVERAGE_TIME_MS_DEFAULT   50
#define	POWER_CAPPING_HISTORY_SIZE   10
#define	THERMALTRIP_BIT   BIT(0)
#define	ATH_GPIO_3_BIT   BIT(4)
#define	ATH_GPIO_4_BIT   BIT(5)

Typedefs
typedef struct power_capping_mapping_sensor	power_capping_mapping_sensor
typedef struct power_capping_user_settings_struct	power_capping_user_settings_struct
typedef struct vr_vout_range_user_settings_struct	vr_vout_range_user_settings_struct
typedef struct bootstrap_user_settings_struct	bootstrap_user_settings_struct
typedef struct thermaltrip_user_settings_struct	thermaltrip_user_settings_struct
typedef struct throttle_user_settings_struct	throttle_user_settings_struct
typedef struct ath_gpio_user_settings_struct	ath_gpio_user_settings_struct
typedef struct vr_mapping_sensor	vr_mapping_sensor
typedef struct vr_vout_user_settings	vr_vout_user_settings
typedef struct vr_mapping_status	vr_mapping_status
typedef struct _vr_pre_proc_arg	vr_pre_proc_arg
typedef struct temp_mapping_sensor	temp_mapping_sensor
typedef struct power_sequence	power_sequence
typedef struct temp_threshold_user_settings_struct	temp_threshold_user_settings_struct
typedef struct temp_threshold_mapping_sensor	temp_threshold_mapping_sensor
typedef struct bootstrap_mapping_register	bootstrap_mapping_register
typedef struct ubc_vr_power_mapping_sensor	ubc_vr_power_mapping_sensor

Enumerations
enum	VR_INDEX_E {   VR_INDEX_E_P3V3 = 0 , VR_INDEX_E_P0V85 , VR_INDEX_E_P0V75_CH_N , VR_INDEX_E_P0V75_CH_S ,   VR_INDEX_E_P0V75_TRVDD_ZONEA , VR_INDEX_E_P0V75_TRVDD_ZONEB , VR_INDEX_E_P1V1_VDDC_HBM0_HBM2_HBM4 , VR_INDEX_E_P0V9_TRVDD_ZONEA ,   VR_INDEX_E_P0V9_TRVDD_ZONEB , VR_INDEX_E_P1V1_VDDC_HBM1_HBM3_HBM5 , VR_INDEX_E_P0V8_VDDA_PCIE , VR_INDEX_MAX ,   VR_INDEX_E_1 = 0 , VR_INDEX_E_2 , VR_INDEX_E_3 , VR_INDEX_E_4 ,   VR_INDEX_E_5 , VR_INDEX_E_6 , VR_INDEX_E_7 , VR_INDEX_E_8 ,   VR_INDEX_E_9 , VR_INDEX_E_10 , VR_INDEX_E_11 , VR_INDEX_E_12 ,   VR_INDEX_E_13 , VR_INDEX_MAX , VR_INDEX_E_P0V895 , VR_INDEX_E_P0V825 ,   VR_INDEX_MAX }
enum	VR_RAIL_E {   VR_RAIL_E_P3V3 = 0 , VR_RAIL_E_P0V85_PVDD , VR_RAIL_E_P0V75_PVDD_CH_N , VR_RAIL_E_P0V75_MAX_PHY_N ,   VR_RAIL_E_P0V75_PVDD_CH_S , VR_RAIL_E_P0V75_MAX_PHY_S , VR_RAIL_E_P0V75_TRVDD_ZONEA , VR_RAIL_E_P1V8_VPP_HBM0_HBM2_HBM4 ,   VR_RAIL_E_P0V75_TRVDD_ZONEB , VR_RAIL_E_P0V4_VDDQL_HBM0_HBM2_HBM4 , VR_RAIL_E_P1V1_VDDC_HBM0_HBM2_HBM4 , VR_RAIL_E_P0V75_VDDPHY_HBM0_HBM2_HBM4 ,   VR_RAIL_E_P0V9_TRVDD_ZONEA , VR_RAIL_E_P1V8_VPP_HBM1_HBM3_HBM5 , VR_RAIL_E_P0V9_TRVDD_ZONEB , VR_RAIL_E_P0V4_VDDQL_HBM1_HBM3_HBM5 ,   VR_RAIL_E_P1V1_VDDC_HBM1_HBM3_HBM5 , VR_RAIL_E_P0V75_VDDPHY_HBM1_HBM3_HBM5 , VR_RAIL_E_P0V8_VDDA_PCIE , VR_RAIL_E_P1V2_VDDHTX_PCIE ,   VR_RAIL_E_MAX , VR_RAIL_E_ASIC_P0V85_MEDHA0_VDD = 0 , VR_RAIL_E_ASIC_P0V85_MEDHA1_VDD , VR_RAIL_E_ASIC_P0V9_OWL_E_TRVDD ,   VR_RAIL_E_ASIC_P0V75_OWL_E_TRVDD , VR_RAIL_E_ASIC_P0V75_MAX_M_VDD , VR_RAIL_E_ASIC_P0V75_VDDPHY_HBM1357 , VR_RAIL_E_ASIC_P0V75_OWL_E_VDD ,   VR_RAIL_E_ASIC_P0V4_VDDQL_HBM1357 , VR_RAIL_E_ASIC_P1V1_VDDQC_HBM1357 , VR_RAIL_E_ASIC_P1V8_VPP_HBM1357 , VR_RAIL_E_ASIC_P0V75_MAX_N_VDD ,   VR_RAIL_E_ASIC_P0V8_HAMSA_AVDD_PCIE , VR_RAIL_E_ASIC_P1V2_HAMSA_VDDHRXTX_PCIE , VR_RAIL_E_ASIC_P0V85_HAMSA_VDD , VR_RAIL_E_ASIC_P1V1_VDDQC_HBM0246 ,   VR_RAIL_E_ASIC_P1V8_VPP_HBM0246 , VR_RAIL_E_ASIC_P0V4_VDDQL_HBM0246 , VR_RAIL_E_ASIC_P0V75_VDDPHY_HBM0246 , VR_RAIL_E_ASIC_P0V75_OWL_W_VDD ,   VR_RAIL_E_ASIC_P0V75_MAX_S_VDD , VR_RAIL_E_ASIC_P0V9_OWL_W_TRVDD , VR_RAIL_E_ASIC_P0V75_OWL_W_TRVDD , VR_RAIL_E_P3V3_OSFP_VOLT_V ,   VR_RAIL_E_MAX , VR_RAIL_E_P0V895_PEX = 0 , VR_RAIL_E_P0V825_A0 , VR_RAIL_E_P0V825_A1 ,   VR_RAIL_E_P0V825_A2 , VR_RAIL_E_MAX }
enum	VR_STAUS_E {   VR_STAUS_E_STATUS_BYTE = 0 , VR_STAUS_E_STATUS_WORD , VR_STAUS_E_STATUS_VOUT , VR_STAUS_E_STATUS_IOUT ,   VR_STAUS_E_STATUS_INPUT , VR_STAUS_E_STATUS_TEMPERATURE , VR_STAUS_E_STATUS_CML , VR_STAUS_E_MAX ,   VR_STAUS_E_STATUS_BYTE = 0 , VR_STAUS_E_STATUS_WORD , VR_STAUS_E_STATUS_VOUT , VR_STAUS_E_STATUS_IOUT ,   VR_STAUS_E_STATUS_INPUT , VR_STAUS_E_STATUS_TEMPERATURE , VR_STAUS_E_STATUS_CML , VR_STAUS_E_MAX ,   VR_STAUS_E_STATUS_BYTE = 0 , VR_STAUS_E_STATUS_WORD , VR_STAUS_E_STATUS_VOUT , VR_STAUS_E_STATUS_IOUT ,   VR_STAUS_E_STATUS_INPUT , VR_STAUS_E_STATUS_TEMPERATURE , VR_STAUS_E_STATUS_CML , VR_STAUS_E_MAX }
enum	PLAT_TEMP_INDEX_E {   TEMP_INDEX_ON_DIE_ATH_0_N_OWL , TEMP_INDEX_ON_DIE_ATH_1_S_OWL , TEMP_INDEX_TOP_INLET , TEMP_INDEX_TOP_OUTLET ,   TEMP_INDEX_BOT_INLET , TEMP_INDEX_BOT_OUTLET , TEMP_INDEX_MAX , TEMP_INDEX_TOP_INLET ,   TEMP_INDEX_BOT_INLET , TEMP_INDEX_BOT_OUTLET , TEMP_INDEX_ASIC_MEDHA0_SENSOR0 , TEMP_INDEX_ASIC_MEDHA0_SENSOR1 ,   TEMP_INDEX_ASIC_OWL_W , TEMP_INDEX_ASIC_OWL_E , TEMP_INDEX_ASIC_MEDHA1_SENSOR0 , TEMP_INDEX_ASIC_MEDHA1_SENSOR1 ,   TEMP_INDEX_ASIC_HAMSA_CRM , TEMP_INDEX_ASIC_HAMSA_LS , TEMP_INDEX_MAX , TEMP_INDEX_THERMAL_SENSOR_1_TEMP_C ,   TEMP_INDEX_THERMAL_SENSOR_2_TEMP_C , TEMP_INDEX_MAX }
enum	PLAT_TEMP_INDEX_THRESHOLD_TYPE_E {   DIE_ATH_0_N_OWL_REMOTE_1_HIGH_LIMIT , DIE_ATH_0_N_OWL_REMOTE_1_LOW_LIMIT , DIE_ATH_1_S_OWL_REMOTE_1_HIGH_LIMIT , DIE_ATH_1_S_OWL_REMOTE_1_LOW_LIMIT ,   DIE_ATH_0_N_OWL_REMOTE_2_HIGH_LIMIT , DIE_ATH_0_N_OWL_REMOTE_2_LOW_LIMIT , DIE_ATH_1_S_OWL_REMOTE_2_HIGH_LIMIT , DIE_ATH_1_S_OWL_REMOTE_2_LOW_LIMIT ,   TOP_INLET_LOW_LIMIT , TOP_INLET_HIGH_LIMIT , TOP_OUTLET_LOW_LIMIT , TOP_OUTLET_HIGH_LIMIT ,   BOT_INLET_LOW_LIMIT , BOT_INLET_HIGH_LIMIT , BOT_OUTLET_LOW_LIMIT , BOT_OUTLET_HIGH_LIMIT ,   PLAT_TEMP_INDEX_THRESHOLD_TYPE_MAX , TOP_INLET_LOW_LIMIT , TOP_INLET_HIGH_LIMIT , BOT_INLET_LOW_LIMIT ,   BOT_INLET_HIGH_LIMIT , BOT_OUTLET_LOW_LIMIT , BOT_OUTLET_HIGH_LIMIT , ASIC_MEDHA0_SENSOR0_LOW_LIMIT ,   ASIC_MEDHA0_SENSOR0_HIGH_LIMIT , ASIC_MEDHA0_SENSOR1_LOW_LIMIT , ASIC_MEDHA0_SENSOR1_HIGH_LIMIT , ASIC_OWL_W_LOW_LIMIT ,   ASIC_OWL_W_HIGH_LIMIT , ASIC_OWL_E_LOW_LIMIT , ASIC_OWL_E_HIGH_LIMIT , ASIC_MEDHA1_SENSOR0_LOW_LIMIT ,   ASIC_MEDHA1_SENSOR0_HIGH_LIMIT , ASIC_MEDHA1_SENSOR1_LOW_LIMIT , ASIC_MEDHA1_SENSOR1_HIGH_LIMIT , ASIC_HAMSA_CRM_LOW_LIMIT ,   ASIC_HAMSA_CRM_HIGH_LIMIT , ASIC_HAMSA_LS_LOW_LIMIT , ASIC_HAMSA_LS_HIGH_LIMIT , PLAT_TEMP_INDEX_THRESHOLD_TYPE_MAX }
enum	PLAT_STRAP_INDEX_E {   STRAP_INDEX_SOC_JTAG_MUX_SEL_0_3 , STRAP_INDEX_SOC_DFT_TAP_EN_L , STRAP_INDEX_SOC_ATPG_MODE_L , STRAP_INDEX_SOC_PAD_TRI_N ,   STRAP_INDEX_SOC_CORE_TAP_CTRL_L , STRAP_INDEX_SOC_BOOT_SOURCE_0_4 , STRAP_INDEX_SOC_BOOT_SOURCE_5_6 , STRAP_INDEX_SOC_BOOT_SOURCE_7 ,   STRAP_INDEX_SOC_GPIO2 , STRAP_INDEX_S_OWL_BOOT_SOURCE_0_7 , STRAP_INDEX_N_OWL_BOOT_SOURCE_0_7 , STRAP_INDEX_S_OWL_PAD_TRI_N ,   STRAP_INDEX_S_OWL_ATPG_MODE_L , STRAP_INDEX_S_OWL_DFT_TAP_EN_L , STRAP_INDEX_S_OWL_CORE_TAP_CTRL_L , STRAP_INDEX_N_OWL_PAD_TRI_N ,   STRAP_INDEX_N_OWL_ATPG_MODE_L , STRAP_INDEX_N_OWL_DFT_TAP_EN_L , STRAP_INDEX_N_OWL_CORE_TAP_CTRL_L , STRAP_INDEX_S_OWL_JTAG_MUX_SEL_0_3 ,   STRAP_INDEX_N_OWL_JTAG_MUX_SEL_0_3 , STRAP_INDEX_S_OWL_UART_MUX_SEL_0_2 , STRAP_INDEX_N_OWL_UART_MUX_SEL_0_2 , STRAP_INDEX_MAX ,   STRAP_INDEX_HAMSA_TEST_STRAP_R = 0 , STRAP_INDEX_HAMSA_LS_STRAP_0 , STRAP_INDEX_HAMSA_LS_STRAP_1 , STRAP_INDEX_HAMSA_CRM_STRAP_0 ,   STRAP_INDEX_HAMSA_CRM_STRAP_1 , STRAP_INDEX_HAMSA_MFIO12 , STRAP_INDEX_HAMSA_MFIO13 , STRAP_INDEX_HAMSA_MFIO14 ,   STRAP_INDEX_HAMSA_MFIO7 , STRAP_INDEX_HAMSA_MFIO9 , STRAP_INDEX_HAMSA_MFIO11 , STRAP_INDEX_HAMSA_MFIO17 ,   STRAP_INDEX_HAMSA_MFIO18 , STRAP_INDEX_HAMSA_CORE_TAP_CTRL_L , STRAP_INDEX_HAMSA_TRI_L , STRAP_INDEX_HAMSA_ATPG_MODE_L ,   STRAP_INDEX_HAMSA_DFT_TAP_EN_L , STRAP_INDEX_FM_JTAG_HAMSA_JTCE_0_3 , STRAP_INDEX_MEDHA0_TEST_STRAP , STRAP_INDEX_MEDHA0_CRM_STRAP_0 ,   STRAP_INDEX_MEDHA0_CRM_STRAP_1 , STRAP_INDEX_MEDHA0_CHIP_STRAP_0 , STRAP_INDEX_MEDHA0_CHIP_STRAP_1 , STRAP_INDEX_MEDHA0_CORE_TAP_CTRL_PLD_L ,   STRAP_INDEX_MEDHA0_TRI_L , STRAP_INDEX_MEDHA0_ATPG_MODE_L , STRAP_INDEX_MEDHA0_DFT_TAP_EN_PLD_L , STRAP_INDEX_MEDHA1_TEST_STRAP ,   STRAP_INDEX_MEDHA1_CRM_STRAP_0 , STRAP_INDEX_MEDHA1_CRM_STRAP_1 , STRAP_INDEX_MEDHA1_CHIP_STRAP_0 , STRAP_INDEX_MEDHA1_CHIP_STRAP_1 ,   STRAP_INDEX_MEDHA1_CORE_TAP_CTRL_PLD_L , STRAP_INDEX_MEDHA1_TRI_L , STRAP_INDEX_MEDHA1_ATPG_MODE_L , STRAP_INDEX_MEDHA1_DFT_TAP_EN_PLD_L ,   STRAP_INDEX_MEDHA0_MFIO_12 , STRAP_INDEX_MEDHA0_MFIO_13 , STRAP_INDEX_MEDHA0_MFIO_14 , STRAP_INDEX_MEDHA1_MFIO_12 ,   STRAP_INDEX_MEDHA1_MFIO_13 , STRAP_INDEX_MEDHA1_MFIO_14 , STRAP_INDEX_FM_JTAG_MEDHA0_JTCE_0_2 , STRAP_INDEX_FM_JTAG_MEDHA1_JTCE_0_2 ,   STRAP_INDEX_PLD_OWL_E_DFT_TAP_EN_L , STRAP_INDEX_PLD_OWL_E_CORE_TAP_CTRL_L , STRAP_INDEX_PLD_OWL_E_PAD_TRI_L , STRAP_INDEX_PLD_OWL_E_ATPG_MODE_L ,   STRAP_INDEX_PLD_OWL_W_DFT_TAP_EN_L , STRAP_INDEX_PLD_OWL_W_CORE_TAP_CTRL_L , STRAP_INDEX_PLD_OWL_W_PAD_TRI_L , STRAP_INDEX_PLD_OWL_W_ATPG_MODE_L ,   STRAP_INDEX_OWL_E_JTAG_MUX_PLD_SEL_0_3 , STRAP_INDEX_OWL_W_JTAG_MUX_PLD_SEL_0_3 , STRAP_INDEX_OWL_E_UART_MUX_PLD_SEL_0_2 , STRAP_INDEX_OWL_W_UART_MUX_PLD_SEL_0_2 ,   STRAP_INDEX_OWL_E_DVT_ENABLE , STRAP_INDEX_OWL_W_DVT_ENABLE , STRAP_INDEX_OWL_E_BOOT_SOURCE_0_7 , STRAP_INDEX_OWL_W_BOOT_SOURCE_0_7 ,   STRAP_INDEX_EXCEPT_EVB_MAX , STRAP_INDEX_HAMSA_MFIO6 = STRAP_INDEX_EXCEPT_EVB_MAX , STRAP_INDEX_HAMSA_MFIO8 , STRAP_INDEX_HAMSA_MFIO10 ,   STRAP_INDEX_MEDHA0_MFIO6 , STRAP_INDEX_MEDHA0_MFIO8 , STRAP_INDEX_MEDHA0_MFIO10 , STRAP_INDEX_MEDHA1_MFIO6 ,   STRAP_INDEX_MEDHA1_MFIO8 , STRAP_INDEX_MEDHA1_MFIO10 , STRAP_INDEX_MAX }
enum	UBC_VR_RAIL_E {   UBC_VR_RAIL_E_UBC1 , UBC_VR_RAIL_E_UBC2 , UBC_VR_RAIL_E_P3V3 , UBC_VR_RAIL_E_P0V85_PVDD ,   UBC_VR_RAIL_E_P0V75_PVDD_CH_N , UBC_VR_RAIL_E_P0V75_MAX_PHY_N , UBC_VR_RAIL_E_P0V75_PVDD_CH_S , UBC_VR_RAIL_E_P0V75_MAX_PHY_S ,   UBC_VR_RAIL_E_P0V75_TRVDD_ZONEA , UBC_VR_RAIL_E_P1V8_VPP_HBM0_HBM2_HBM4 , UBC_VR_RAIL_E_P0V75_TRVDD_ZONEB , UBC_VR_RAIL_E_P0V4_VDDQL_HBM0_HBM2_HBM4 ,   UBC_VR_RAIL_E_P1V1_VDDC_HBM0_HBM2_HBM4 , UBC_VR_RAIL_E_P0V75_VDDPHY_HBM0_HBM2_HBM4 , UBC_VR_RAIL_E_P0V9_TRVDD_ZONEA , UBC_VR_RAIL_E_P1V8_VPP_HBM1_HBM3_HBM5 ,   UBC_VR_RAIL_E_P0V9_TRVDD_ZONEB , UBC_VR_RAIL_E_P0V4_VDDQL_HBM1_HBM3_HBM5 , UBC_VR_RAIL_E_P1V1_VDDC_HBM1_HBM3_HBM5 , UBC_VR_RAIL_E_P0V75_VDDPHY_HBM1_HBM3_HBM5 ,   UBC_VR_RAIL_E_P0V8_VDDA_PCIE , UBC_VR_RAIL_E_P1V2_VDDHTX_PCIE , UBC_VR_RAIL_E_MAX , UBC_VR_RAIL_E_UBC1 ,   UBC_VR_RAIL_E_UBC2 , UBC_VR_RAIL_E_ASIC_P0V85_MEDHA0_VDD , UBC_VR_RAIL_E_ASIC_P0V85_MEDHA1_VDD , UBC_VR_RAIL_E_ASIC_P0V9_OWL_E_TRVDD ,   UBC_VR_RAIL_E_ASIC_P0V75_OWL_E_TRVDD , UBC_VR_RAIL_E_ASIC_P0V75_MAX_M_VDD , UBC_VR_RAIL_E_ASIC_P0V75_VDDPHY_HBM1357 , UBC_VR_RAIL_E_ASIC_P0V75_OWL_E_VDD ,   UBC_VR_RAIL_E_ASIC_P0V4_VDDQL_HBM1357 , UBC_VR_RAIL_E_ASIC_P1V1_VDDQC_HBM1357 , UBC_VR_RAIL_E_ASIC_P1V8_VPP_HBM1357 , UBC_VR_RAIL_E_ASIC_P0V75_MAX_N_VDD ,   UBC_VR_RAIL_E_ASIC_P0V8_HAMSA_AVDD_PCIE , UBC_VR_RAIL_E_ASIC_P1V2_HAMSA_VDDHRXTX_PCIE , UBC_VR_RAIL_E_ASIC_P0V85_HAMSA_VDD , UBC_VR_RAIL_E_ASIC_P1V1_VDDQC_HBM0246 ,   UBC_VR_RAIL_E_ASIC_P1V8_VPP_HBM0246 , UBC_VR_RAIL_E_ASIC_P0V4_VDDQL_HBM0246 , UBC_VR_RAIL_E_ASIC_P0V75_VDDPHY_HBM0246 , UBC_VR_RAIL_E_ASIC_P0V75_OWL_W_VDD ,   UBC_VR_RAIL_E_ASIC_P0V75_MAX_S_VDD , UBC_VR_RAIL_E_ASIC_P0V9_OWL_W_TRVDD , UBC_VR_RAIL_E_ASIC_P0V75_OWL_W_TRVDD , UBC_VR_RAIL_E_P3V3_OSFP ,   UBC_VR_RAIL_E_MAX }
enum	POWER_CAPPING_INDEX_E {   POWER_CAPPING_INDEX_HC = 0 , POWER_CAPPING_INDEX_LC , POWER_CAPPING_INDEX_INTERVAL , POWER_CAPPING_INDEX_SWITCH ,   POWER_CAPPING_INDEX_AVERAGE , POWER_CAPPING_INDEX_MAX }

Functions
bool	get_temp_index_threshold_type (uint8_t temp_threshold_type, uint8_t sensor_id, uint8_t *temp_index_threshold_type)
bool	plat_get_vout_range (uint8_t rail, uint16_t *vout_max_millivolt, uint16_t *vout_min_millivolt)
bool	plat_set_vout_range_min (uint8_t rail, uint16_t *millivolt)
bool	plat_set_vout_range_max (uint8_t rail, uint16_t *millivolt)
bool	temp_sensor_rail_name_get (uint8_t rail, uint8_t **name)
bool	temp_sensor_rail_enum_get (uint8_t *name, uint8_t *num)
bool	plat_get_temp_status (uint8_t rail, uint8_t *temp_status)
bool	plat_clear_temp_status (uint8_t rail)
bool	pre_vr_read (sensor_cfg *cfg, void *args)
bool	post_vr_read (sensor_cfg *cfg, void *args, int *const reading)
bool	perm_config_clear ()
bool	is_mb_dc_on ()
void *	vr_mutex_get (enum VR_INDEX_E vr_index)
void	vr_mutex_init (void)
bool	vr_rail_name_get (uint8_t rail, uint8_t **name)
bool	vr_rail_enum_get (uint8_t *name, uint8_t *num)
int	power_level_send_event (bool is_assert, int ubc1_current, int ubc2_current)
bool	post_ubc_read (sensor_cfg *cfg, void *args, int *reading)
bool	post_all_sensor_read (sensor_cfg *cfg, void *args, int *reading)
void	set_uart_power_event_is_enable (bool is_enable)
void	pwr_level_mutex_init (void)
void	set_alert_level_to_default_or_user_setting (bool is_default, int32_t user_setting)
int	set_user_settings_alert_level_to_eeprom (void *user_settings, uint8_t data_length)
int	get_user_settings_alert_level_from_eeprom (void *user_settings, uint8_t data_length)
int	get_alert_level_info (bool *is_assert, int32_t *default_value, int32_t *setting_value)
bool	set_user_settings_soc_pcie_perst_to_eeprom (void *user_settings, uint8_t data_length)
bool	get_user_settings_soc_pcie_perst_from_eeprom (void *user_settings, uint8_t data_length)
bool	vr_rail_voltage_peak_get (uint8_t *name, int *peak_value)
bool	vr_rail_voltage_peak_clear (uint8_t rail_index)
bool	vr_vout_user_settings_get (void *user_settings)
void	user_settings_init (void)
bool	temp_index_threshold_type_name_get (uint8_t type, uint8_t **name)
bool	temp_threshold_type_enum_get (uint8_t *name, uint8_t *num)
bool	plat_get_temp_threshold (uint8_t temp_index_threshold_type, uint32_t *millidegree_celsius)
bool	plat_set_temp_threshold (uint8_t temp_index_threshold_type, uint32_t *millidegree_celsius, bool is_default, bool is_perm)
bool	plat_get_vout_command (uint8_t rail, uint16_t *millivolt)
bool	plat_set_vout_command (uint8_t rail, uint16_t *millivolt, bool is_default, bool is_perm)
bool	plat_get_vr_status (uint8_t rail, uint8_t vr_status_rail, uint16_t *vr_status)
bool	plat_clear_vr_status (uint8_t rail)
bool	vr_status_name_get (uint8_t rail, uint8_t **name)
bool	vr_status_enum_get (uint8_t *name, uint8_t *num)
bool	vr_vout_default_settings_init (void)
bool	vr_vout_user_settings_init (void)
bool	get_user_settings_thermaltrip_from_eeprom (void *user_settings, uint8_t data_length)
bool	set_thermaltrip_user_settings (uint8_t *thermaltrip_status_reg, bool is_perm)
bool	get_user_settings_throttle_from_eeprom (void *user_settings, uint8_t data_length)
bool	set_throttle_user_settings (uint8_t *throttle_status_reg, bool is_perm)
bool	get_user_settings_ath_gpio_from_eeprom (void *user_settings, uint8_t data_length)
bool	set_ath_gpio_user_settings (uint8_t *ath_gpio_status_reg, bool is_perm)
bool	strap_name_get (uint8_t rail, uint8_t **name)
bool	strap_enum_get (uint8_t *name, uint8_t *num)
void	init_temp_alert_mode (void)
bool	find_bootstrap_by_rail (uint8_t rail, bootstrap_mapping_register *result)
bool	set_bootstrap_table_and_user_settings (uint8_t rail, uint8_t *change_setting_value, uint8_t drive_index_level, bool is_perm, bool is_default)
bool	get_bootstrap_change_drive_level (int rail, int *drive_level)
void	init_temp_limit (void)
bool	ubc_vr_rail_name_get (uint8_t rail, uint8_t **name)
bool	ubc_vr_rail_enum_get (uint8_t *name, uint8_t *num)
bool	get_average_power (uint8_t rail, uint32_t *milliwatt)
bool	voltage_command_setting_get (uint8_t rail, uint16_t *vout)
bool	power_capping_rail_name_get (uint8_t rail, uint8_t **name)
bool	power_capping_rail_enum_get (uint8_t *name, uint8_t *num)
bool	plat_set_power_capping_command (uint8_t rail, uint16_t *set_value, bool is_perm)
bool	plat_get_power_capping_command (uint8_t rail, uint16_t *set_value)

Variables
power_capping_user_settings_struct	power_capping_user_settings
vr_vout_range_user_settings_struct	vout_range_user_settings
bootstrap_user_settings_struct	bootstrap_user_settings
thermaltrip_user_settings_struct	thermaltrip_user_settings
throttle_user_settings_struct	throttle_user_settings
ath_gpio_user_settings_struct	ath_gpio_user_settings
vr_vout_user_settings	user_settings
vr_mapping_sensor	vr_rail_table []
power_sequence	power_sequence_on_table []
power_sequence	power_sequence_off_table []
size_t	power_sequence_on_table_size
size_t	power_sequence_off_table_size
vr_pre_proc_arg	vr_pre_read_args []
mp2971_init_arg	mp2971_init_args []
isl69259_init_arg	isl69259_init_args []
mpc12109_init_arg	mpc12109_init_args []
temp_threshold_user_settings_struct	temp_threshold_user_settings
temp_threshold_mapping_sensor	temp_threshold_table []

Macro Definition Documentation

ATH_GPIO_3_BIT

#define ATH_GPIO_3_BIT   BIT(4)

ATH_GPIO_4_BIT

#define ATH_GPIO_4_BIT   BIT(5)

POWER_CAPPING_AVERAGE_TIME_MS_DEFAULT

#define POWER_CAPPING_AVERAGE_TIME_MS_DEFAULT   50

POWER_CAPPING_DISABLE

#define POWER_CAPPING_DISABLE   0

POWER_CAPPING_ENABLE

#define POWER_CAPPING_ENABLE   1

POWER_CAPPING_HC_DEFAULT

#define POWER_CAPPING_HC_DEFAULT   1000

POWER_CAPPING_HISTORY_SIZE

#define POWER_CAPPING_HISTORY_SIZE   10

POWER_CAPPING_LC_DEFAULT

#define POWER_CAPPING_LC_DEFAULT   800

POWER_HISTORY_SIZE

#define POWER_HISTORY_SIZE   10

THERMALTRIP_BIT

#define THERMALTRIP_BIT   BIT(0)

VR_MAX_NUM

#define VR_MAX_NUM   11

VR_MUTEX_LOCK_TIMEOUT_MS

#define VR_MUTEX_LOCK_TIMEOUT_MS   1000

Typedef Documentation

ath_gpio_user_settings_struct

typedef struct ath_gpio_user_settings_struct ath_gpio_user_settings_struct

bootstrap_mapping_register

typedef struct bootstrap_mapping_register bootstrap_mapping_register

bootstrap_user_settings_struct

typedef struct bootstrap_user_settings_struct bootstrap_user_settings_struct

power_capping_mapping_sensor

typedef struct power_capping_mapping_sensor power_capping_mapping_sensor

power_capping_user_settings_struct

typedef struct power_capping_user_settings_struct power_capping_user_settings_struct

power_sequence

typedef struct power_sequence power_sequence

temp_mapping_sensor

typedef struct temp_mapping_sensor temp_mapping_sensor

temp_threshold_mapping_sensor

typedef struct temp_threshold_mapping_sensor temp_threshold_mapping_sensor

temp_threshold_user_settings_struct

typedef struct temp_threshold_user_settings_struct temp_threshold_user_settings_struct

thermaltrip_user_settings_struct

typedef struct thermaltrip_user_settings_struct thermaltrip_user_settings_struct

throttle_user_settings_struct

typedef struct throttle_user_settings_struct throttle_user_settings_struct

ubc_vr_power_mapping_sensor

typedef struct ubc_vr_power_mapping_sensor ubc_vr_power_mapping_sensor

vr_mapping_sensor

typedef struct vr_mapping_sensor vr_mapping_sensor

vr_mapping_status

typedef struct vr_mapping_status vr_mapping_status

vr_pre_proc_arg

typedef struct _vr_pre_proc_arg vr_pre_proc_arg

vr_vout_range_user_settings_struct

typedef struct vr_vout_range_user_settings_struct vr_vout_range_user_settings_struct

vr_vout_user_settings

typedef struct vr_vout_user_settings vr_vout_user_settings

Enumeration Type Documentation

PLAT_STRAP_INDEX_E

enum PLAT_STRAP_INDEX_E

Enumerator
STRAP_INDEX_SOC_JTAG_MUX_SEL_0_3
STRAP_INDEX_SOC_DFT_TAP_EN_L
STRAP_INDEX_SOC_ATPG_MODE_L
STRAP_INDEX_SOC_PAD_TRI_N
STRAP_INDEX_SOC_CORE_TAP_CTRL_L
STRAP_INDEX_SOC_BOOT_SOURCE_0_4
STRAP_INDEX_SOC_BOOT_SOURCE_5_6
STRAP_INDEX_SOC_BOOT_SOURCE_7
STRAP_INDEX_SOC_GPIO2
STRAP_INDEX_S_OWL_BOOT_SOURCE_0_7
STRAP_INDEX_N_OWL_BOOT_SOURCE_0_7
STRAP_INDEX_S_OWL_PAD_TRI_N
STRAP_INDEX_S_OWL_ATPG_MODE_L
STRAP_INDEX_S_OWL_DFT_TAP_EN_L
STRAP_INDEX_S_OWL_CORE_TAP_CTRL_L
STRAP_INDEX_N_OWL_PAD_TRI_N
STRAP_INDEX_N_OWL_ATPG_MODE_L
STRAP_INDEX_N_OWL_DFT_TAP_EN_L
STRAP_INDEX_N_OWL_CORE_TAP_CTRL_L
STRAP_INDEX_S_OWL_JTAG_MUX_SEL_0_3
STRAP_INDEX_N_OWL_JTAG_MUX_SEL_0_3
STRAP_INDEX_S_OWL_UART_MUX_SEL_0_2
STRAP_INDEX_N_OWL_UART_MUX_SEL_0_2
STRAP_INDEX_MAX
STRAP_INDEX_HAMSA_TEST_STRAP_R
STRAP_INDEX_HAMSA_LS_STRAP_0
STRAP_INDEX_HAMSA_LS_STRAP_1
STRAP_INDEX_HAMSA_CRM_STRAP_0
STRAP_INDEX_HAMSA_CRM_STRAP_1
STRAP_INDEX_HAMSA_MFIO12
STRAP_INDEX_HAMSA_MFIO13
STRAP_INDEX_HAMSA_MFIO14
STRAP_INDEX_HAMSA_MFIO7
STRAP_INDEX_HAMSA_MFIO9
STRAP_INDEX_HAMSA_MFIO11
STRAP_INDEX_HAMSA_MFIO17
STRAP_INDEX_HAMSA_MFIO18
STRAP_INDEX_HAMSA_CORE_TAP_CTRL_L
STRAP_INDEX_HAMSA_TRI_L
STRAP_INDEX_HAMSA_ATPG_MODE_L
STRAP_INDEX_HAMSA_DFT_TAP_EN_L
STRAP_INDEX_FM_JTAG_HAMSA_JTCE_0_3
STRAP_INDEX_MEDHA0_TEST_STRAP
STRAP_INDEX_MEDHA0_CRM_STRAP_0
STRAP_INDEX_MEDHA0_CRM_STRAP_1
STRAP_INDEX_MEDHA0_CHIP_STRAP_0
STRAP_INDEX_MEDHA0_CHIP_STRAP_1
STRAP_INDEX_MEDHA0_CORE_TAP_CTRL_PLD_L
STRAP_INDEX_MEDHA0_TRI_L
STRAP_INDEX_MEDHA0_ATPG_MODE_L
STRAP_INDEX_MEDHA0_DFT_TAP_EN_PLD_L
STRAP_INDEX_MEDHA1_TEST_STRAP
STRAP_INDEX_MEDHA1_CRM_STRAP_0
STRAP_INDEX_MEDHA1_CRM_STRAP_1
STRAP_INDEX_MEDHA1_CHIP_STRAP_0
STRAP_INDEX_MEDHA1_CHIP_STRAP_1
STRAP_INDEX_MEDHA1_CORE_TAP_CTRL_PLD_L
STRAP_INDEX_MEDHA1_TRI_L
STRAP_INDEX_MEDHA1_ATPG_MODE_L
STRAP_INDEX_MEDHA1_DFT_TAP_EN_PLD_L
STRAP_INDEX_MEDHA0_MFIO_12
STRAP_INDEX_MEDHA0_MFIO_13
STRAP_INDEX_MEDHA0_MFIO_14
STRAP_INDEX_MEDHA1_MFIO_12
STRAP_INDEX_MEDHA1_MFIO_13
STRAP_INDEX_MEDHA1_MFIO_14
STRAP_INDEX_FM_JTAG_MEDHA0_JTCE_0_2
STRAP_INDEX_FM_JTAG_MEDHA1_JTCE_0_2
STRAP_INDEX_PLD_OWL_E_DFT_TAP_EN_L
STRAP_INDEX_PLD_OWL_E_CORE_TAP_CTRL_L
STRAP_INDEX_PLD_OWL_E_PAD_TRI_L
STRAP_INDEX_PLD_OWL_E_ATPG_MODE_L
STRAP_INDEX_PLD_OWL_W_DFT_TAP_EN_L
STRAP_INDEX_PLD_OWL_W_CORE_TAP_CTRL_L
STRAP_INDEX_PLD_OWL_W_PAD_TRI_L
STRAP_INDEX_PLD_OWL_W_ATPG_MODE_L
STRAP_INDEX_OWL_E_JTAG_MUX_PLD_SEL_0_3
STRAP_INDEX_OWL_W_JTAG_MUX_PLD_SEL_0_3
STRAP_INDEX_OWL_E_UART_MUX_PLD_SEL_0_2
STRAP_INDEX_OWL_W_UART_MUX_PLD_SEL_0_2
STRAP_INDEX_OWL_E_DVT_ENABLE
STRAP_INDEX_OWL_W_DVT_ENABLE
STRAP_INDEX_OWL_E_BOOT_SOURCE_0_7
STRAP_INDEX_OWL_W_BOOT_SOURCE_0_7
STRAP_INDEX_EXCEPT_EVB_MAX
STRAP_INDEX_HAMSA_MFIO6
STRAP_INDEX_HAMSA_MFIO8
STRAP_INDEX_HAMSA_MFIO10
STRAP_INDEX_MEDHA0_MFIO6
STRAP_INDEX_MEDHA0_MFIO8
STRAP_INDEX_MEDHA0_MFIO10
STRAP_INDEX_MEDHA1_MFIO6
STRAP_INDEX_MEDHA1_MFIO8
STRAP_INDEX_MEDHA1_MFIO10
STRAP_INDEX_MAX

PLAT_TEMP_INDEX_E

enum PLAT_TEMP_INDEX_E

Enumerator
TEMP_INDEX_ON_DIE_ATH_0_N_OWL
TEMP_INDEX_ON_DIE_ATH_1_S_OWL
TEMP_INDEX_TOP_INLET
TEMP_INDEX_TOP_OUTLET
TEMP_INDEX_BOT_INLET
TEMP_INDEX_BOT_OUTLET
TEMP_INDEX_MAX
TEMP_INDEX_TOP_INLET
TEMP_INDEX_BOT_INLET
TEMP_INDEX_BOT_OUTLET
TEMP_INDEX_ASIC_MEDHA0_SENSOR0
TEMP_INDEX_ASIC_MEDHA0_SENSOR1
TEMP_INDEX_ASIC_OWL_W
TEMP_INDEX_ASIC_OWL_E
TEMP_INDEX_ASIC_MEDHA1_SENSOR0
TEMP_INDEX_ASIC_MEDHA1_SENSOR1
TEMP_INDEX_ASIC_HAMSA_CRM
TEMP_INDEX_ASIC_HAMSA_LS
TEMP_INDEX_MAX
TEMP_INDEX_THERMAL_SENSOR_1_TEMP_C
TEMP_INDEX_THERMAL_SENSOR_2_TEMP_C
TEMP_INDEX_MAX

PLAT_TEMP_INDEX_THRESHOLD_TYPE_E

enum PLAT_TEMP_INDEX_THRESHOLD_TYPE_E

Enumerator
DIE_ATH_0_N_OWL_REMOTE_1_HIGH_LIMIT
DIE_ATH_0_N_OWL_REMOTE_1_LOW_LIMIT
DIE_ATH_1_S_OWL_REMOTE_1_HIGH_LIMIT
DIE_ATH_1_S_OWL_REMOTE_1_LOW_LIMIT
DIE_ATH_0_N_OWL_REMOTE_2_HIGH_LIMIT
DIE_ATH_0_N_OWL_REMOTE_2_LOW_LIMIT
DIE_ATH_1_S_OWL_REMOTE_2_HIGH_LIMIT
DIE_ATH_1_S_OWL_REMOTE_2_LOW_LIMIT
TOP_INLET_LOW_LIMIT
TOP_INLET_HIGH_LIMIT
TOP_OUTLET_LOW_LIMIT
TOP_OUTLET_HIGH_LIMIT
BOT_INLET_LOW_LIMIT
BOT_INLET_HIGH_LIMIT
BOT_OUTLET_LOW_LIMIT
BOT_OUTLET_HIGH_LIMIT
PLAT_TEMP_INDEX_THRESHOLD_TYPE_MAX
TOP_INLET_LOW_LIMIT
TOP_INLET_HIGH_LIMIT
BOT_INLET_LOW_LIMIT
BOT_INLET_HIGH_LIMIT
BOT_OUTLET_LOW_LIMIT
BOT_OUTLET_HIGH_LIMIT
ASIC_MEDHA0_SENSOR0_LOW_LIMIT
ASIC_MEDHA0_SENSOR0_HIGH_LIMIT
ASIC_MEDHA0_SENSOR1_LOW_LIMIT
ASIC_MEDHA0_SENSOR1_HIGH_LIMIT
ASIC_OWL_W_LOW_LIMIT
ASIC_OWL_W_HIGH_LIMIT
ASIC_OWL_E_LOW_LIMIT
ASIC_OWL_E_HIGH_LIMIT
ASIC_MEDHA1_SENSOR0_LOW_LIMIT
ASIC_MEDHA1_SENSOR0_HIGH_LIMIT
ASIC_MEDHA1_SENSOR1_LOW_LIMIT
ASIC_MEDHA1_SENSOR1_HIGH_LIMIT
ASIC_HAMSA_CRM_LOW_LIMIT
ASIC_HAMSA_CRM_HIGH_LIMIT
ASIC_HAMSA_LS_LOW_LIMIT
ASIC_HAMSA_LS_HIGH_LIMIT
PLAT_TEMP_INDEX_THRESHOLD_TYPE_MAX

POWER_CAPPING_INDEX_E

enum POWER_CAPPING_INDEX_E

Enumerator
POWER_CAPPING_INDEX_HC
POWER_CAPPING_INDEX_LC
POWER_CAPPING_INDEX_INTERVAL
POWER_CAPPING_INDEX_SWITCH
POWER_CAPPING_INDEX_AVERAGE
POWER_CAPPING_INDEX_MAX

UBC_VR_RAIL_E

enum UBC_VR_RAIL_E

Enumerator
UBC_VR_RAIL_E_UBC1
UBC_VR_RAIL_E_UBC2
UBC_VR_RAIL_E_P3V3
UBC_VR_RAIL_E_P0V85_PVDD
UBC_VR_RAIL_E_P0V75_PVDD_CH_N
UBC_VR_RAIL_E_P0V75_MAX_PHY_N
UBC_VR_RAIL_E_P0V75_PVDD_CH_S
UBC_VR_RAIL_E_P0V75_MAX_PHY_S
UBC_VR_RAIL_E_P0V75_TRVDD_ZONEA
UBC_VR_RAIL_E_P1V8_VPP_HBM0_HBM2_HBM4
UBC_VR_RAIL_E_P0V75_TRVDD_ZONEB
UBC_VR_RAIL_E_P0V4_VDDQL_HBM0_HBM2_HBM4
UBC_VR_RAIL_E_P1V1_VDDC_HBM0_HBM2_HBM4
UBC_VR_RAIL_E_P0V75_VDDPHY_HBM0_HBM2_HBM4
UBC_VR_RAIL_E_P0V9_TRVDD_ZONEA
UBC_VR_RAIL_E_P1V8_VPP_HBM1_HBM3_HBM5
UBC_VR_RAIL_E_P0V9_TRVDD_ZONEB
UBC_VR_RAIL_E_P0V4_VDDQL_HBM1_HBM3_HBM5
UBC_VR_RAIL_E_P1V1_VDDC_HBM1_HBM3_HBM5
UBC_VR_RAIL_E_P0V75_VDDPHY_HBM1_HBM3_HBM5
UBC_VR_RAIL_E_P0V8_VDDA_PCIE
UBC_VR_RAIL_E_P1V2_VDDHTX_PCIE
UBC_VR_RAIL_E_MAX
UBC_VR_RAIL_E_UBC1
UBC_VR_RAIL_E_UBC2
UBC_VR_RAIL_E_ASIC_P0V85_MEDHA0_VDD
UBC_VR_RAIL_E_ASIC_P0V85_MEDHA1_VDD
UBC_VR_RAIL_E_ASIC_P0V9_OWL_E_TRVDD
UBC_VR_RAIL_E_ASIC_P0V75_OWL_E_TRVDD
UBC_VR_RAIL_E_ASIC_P0V75_MAX_M_VDD
UBC_VR_RAIL_E_ASIC_P0V75_VDDPHY_HBM1357
UBC_VR_RAIL_E_ASIC_P0V75_OWL_E_VDD
UBC_VR_RAIL_E_ASIC_P0V4_VDDQL_HBM1357
UBC_VR_RAIL_E_ASIC_P1V1_VDDQC_HBM1357
UBC_VR_RAIL_E_ASIC_P1V8_VPP_HBM1357
UBC_VR_RAIL_E_ASIC_P0V75_MAX_N_VDD
UBC_VR_RAIL_E_ASIC_P0V8_HAMSA_AVDD_PCIE
UBC_VR_RAIL_E_ASIC_P1V2_HAMSA_VDDHRXTX_PCIE
UBC_VR_RAIL_E_ASIC_P0V85_HAMSA_VDD
UBC_VR_RAIL_E_ASIC_P1V1_VDDQC_HBM0246
UBC_VR_RAIL_E_ASIC_P1V8_VPP_HBM0246
UBC_VR_RAIL_E_ASIC_P0V4_VDDQL_HBM0246
UBC_VR_RAIL_E_ASIC_P0V75_VDDPHY_HBM0246
UBC_VR_RAIL_E_ASIC_P0V75_OWL_W_VDD
UBC_VR_RAIL_E_ASIC_P0V75_MAX_S_VDD
UBC_VR_RAIL_E_ASIC_P0V9_OWL_W_TRVDD
UBC_VR_RAIL_E_ASIC_P0V75_OWL_W_TRVDD
UBC_VR_RAIL_E_P3V3_OSFP
UBC_VR_RAIL_E_MAX

VR_INDEX_E

enum VR_INDEX_E

Enumerator
VR_INDEX_E_P3V3
VR_INDEX_E_P0V85
VR_INDEX_E_P0V75_CH_N
VR_INDEX_E_P0V75_CH_S
VR_INDEX_E_P0V75_TRVDD_ZONEA
VR_INDEX_E_P0V75_TRVDD_ZONEB
VR_INDEX_E_P1V1_VDDC_HBM0_HBM2_HBM4
VR_INDEX_E_P0V9_TRVDD_ZONEA
VR_INDEX_E_P0V9_TRVDD_ZONEB
VR_INDEX_E_P1V1_VDDC_HBM1_HBM3_HBM5
VR_INDEX_E_P0V8_VDDA_PCIE
VR_INDEX_MAX
VR_INDEX_E_1
VR_INDEX_E_2
VR_INDEX_E_3
VR_INDEX_E_4
VR_INDEX_E_5
VR_INDEX_E_6
VR_INDEX_E_7
VR_INDEX_E_8
VR_INDEX_E_9
VR_INDEX_E_10
VR_INDEX_E_11
VR_INDEX_E_12
VR_INDEX_E_13
VR_INDEX_MAX
VR_INDEX_E_P0V895
VR_INDEX_E_P0V825
VR_INDEX_MAX

VR_RAIL_E

enum VR_RAIL_E

Enumerator
VR_RAIL_E_P3V3
VR_RAIL_E_P0V85_PVDD
VR_RAIL_E_P0V75_PVDD_CH_N
VR_RAIL_E_P0V75_MAX_PHY_N
VR_RAIL_E_P0V75_PVDD_CH_S
VR_RAIL_E_P0V75_MAX_PHY_S
VR_RAIL_E_P0V75_TRVDD_ZONEA
VR_RAIL_E_P1V8_VPP_HBM0_HBM2_HBM4
VR_RAIL_E_P0V75_TRVDD_ZONEB
VR_RAIL_E_P0V4_VDDQL_HBM0_HBM2_HBM4
VR_RAIL_E_P1V1_VDDC_HBM0_HBM2_HBM4
VR_RAIL_E_P0V75_VDDPHY_HBM0_HBM2_HBM4
VR_RAIL_E_P0V9_TRVDD_ZONEA
VR_RAIL_E_P1V8_VPP_HBM1_HBM3_HBM5
VR_RAIL_E_P0V9_TRVDD_ZONEB
VR_RAIL_E_P0V4_VDDQL_HBM1_HBM3_HBM5
VR_RAIL_E_P1V1_VDDC_HBM1_HBM3_HBM5
VR_RAIL_E_P0V75_VDDPHY_HBM1_HBM3_HBM5
VR_RAIL_E_P0V8_VDDA_PCIE
VR_RAIL_E_P1V2_VDDHTX_PCIE
VR_RAIL_E_MAX
VR_RAIL_E_ASIC_P0V85_MEDHA0_VDD
VR_RAIL_E_ASIC_P0V85_MEDHA1_VDD
VR_RAIL_E_ASIC_P0V9_OWL_E_TRVDD
VR_RAIL_E_ASIC_P0V75_OWL_E_TRVDD
VR_RAIL_E_ASIC_P0V75_MAX_M_VDD
VR_RAIL_E_ASIC_P0V75_VDDPHY_HBM1357
VR_RAIL_E_ASIC_P0V75_OWL_E_VDD
VR_RAIL_E_ASIC_P0V4_VDDQL_HBM1357
VR_RAIL_E_ASIC_P1V1_VDDQC_HBM1357
VR_RAIL_E_ASIC_P1V8_VPP_HBM1357
VR_RAIL_E_ASIC_P0V75_MAX_N_VDD
VR_RAIL_E_ASIC_P0V8_HAMSA_AVDD_PCIE
VR_RAIL_E_ASIC_P1V2_HAMSA_VDDHRXTX_PCIE
VR_RAIL_E_ASIC_P0V85_HAMSA_VDD
VR_RAIL_E_ASIC_P1V1_VDDQC_HBM0246
VR_RAIL_E_ASIC_P1V8_VPP_HBM0246
VR_RAIL_E_ASIC_P0V4_VDDQL_HBM0246
VR_RAIL_E_ASIC_P0V75_VDDPHY_HBM0246
VR_RAIL_E_ASIC_P0V75_OWL_W_VDD
VR_RAIL_E_ASIC_P0V75_MAX_S_VDD
VR_RAIL_E_ASIC_P0V9_OWL_W_TRVDD
VR_RAIL_E_ASIC_P0V75_OWL_W_TRVDD
VR_RAIL_E_P3V3_OSFP_VOLT_V
VR_RAIL_E_MAX
VR_RAIL_E_P0V895_PEX
VR_RAIL_E_P0V825_A0
VR_RAIL_E_P0V825_A1
VR_RAIL_E_P0V825_A2
VR_RAIL_E_MAX

VR_STAUS_E

enum VR_STAUS_E

Enumerator
VR_STAUS_E_STATUS_BYTE
VR_STAUS_E_STATUS_WORD
VR_STAUS_E_STATUS_VOUT
VR_STAUS_E_STATUS_IOUT
VR_STAUS_E_STATUS_INPUT
VR_STAUS_E_STATUS_TEMPERATURE
VR_STAUS_E_STATUS_CML
VR_STAUS_E_MAX
VR_STAUS_E_STATUS_BYTE
VR_STAUS_E_STATUS_WORD
VR_STAUS_E_STATUS_VOUT
VR_STAUS_E_STATUS_IOUT
VR_STAUS_E_STATUS_INPUT
VR_STAUS_E_STATUS_TEMPERATURE
VR_STAUS_E_STATUS_CML
VR_STAUS_E_MAX
VR_STAUS_E_STATUS_BYTE
VR_STAUS_E_STATUS_WORD
VR_STAUS_E_STATUS_VOUT
VR_STAUS_E_STATUS_IOUT
VR_STAUS_E_STATUS_INPUT
VR_STAUS_E_STATUS_TEMPERATURE
VR_STAUS_E_STATUS_CML
VR_STAUS_E_MAX

Function Documentation

find_bootstrap_by_rail()

bool find_bootstrap_by_rail	(	uint8_t	rail,
		bootstrap_mapping_register *	result
	)

get_alert_level_info()

int get_alert_level_info	(	bool *	is_assert,
		int32_t *	default_value,
		int32_t *	setting_value
	)

get_average_power()

bool get_average_power	(	uint8_t	rail,
		uint32_t *	milliwatt
	)

get_bootstrap_change_drive_level()

bool get_bootstrap_change_drive_level	(	int	rail,
		int *	drive_level
	)

get_temp_index_threshold_type()

bool get_temp_index_threshold_type	(	uint8_t	temp_threshold_type,
		uint8_t	sensor_id,
		uint8_t *	temp_index_threshold_type
	)

get_user_settings_alert_level_from_eeprom()

int get_user_settings_alert_level_from_eeprom	(	void *	user_settings,
		uint8_t	data_length
	)

get_user_settings_ath_gpio_from_eeprom()

bool get_user_settings_ath_gpio_from_eeprom	(	void *	user_settings,
		uint8_t	data_length
	)

Here is the call graph for this function:

get_user_settings_soc_pcie_perst_from_eeprom()

bool get_user_settings_soc_pcie_perst_from_eeprom	(	void *	user_settings,
		uint8_t	data_length
	)

Here is the call graph for this function:

get_user_settings_thermaltrip_from_eeprom()

bool get_user_settings_thermaltrip_from_eeprom	(	void *	user_settings,
		uint8_t	data_length
	)

get_user_settings_throttle_from_eeprom()

bool get_user_settings_throttle_from_eeprom	(	void *	user_settings,
		uint8_t	data_length
	)

init_temp_alert_mode()

void init_temp_alert_mode

(

void

)

Here is the call graph for this function:

init_temp_limit()

void init_temp_limit

(

void

)

Here is the call graph for this function:

is_mb_dc_on()

bool is_mb_dc_on

(

)

perm_config_clear()

bool perm_config_clear

(

)

plat_clear_temp_status()

bool plat_clear_temp_status

(

uint8_t

rail

)

plat_clear_vr_status()

bool plat_clear_vr_status

(

uint8_t

rail

)

plat_get_power_capping_command()

bool plat_get_power_capping_command	(	uint8_t	rail,
		uint16_t *	set_value
	)

plat_get_temp_status()

bool plat_get_temp_status	(	uint8_t	rail,
		uint8_t *	temp_status
	)

plat_get_temp_threshold()

bool plat_get_temp_threshold	(	uint8_t	temp_index_threshold_type,
		uint32_t *	millidegree_celsius
	)

plat_get_vout_command()

bool plat_get_vout_command	(	uint8_t	rail,
		uint16_t *	millivolt
	)

plat_get_vout_range()

bool plat_get_vout_range	(	uint8_t	rail,
		uint16_t *	vout_max_millivolt,
		uint16_t *	vout_min_millivolt
	)

Here is the call graph for this function:

plat_get_vr_status()

bool plat_get_vr_status	(	uint8_t	rail,
		uint8_t	vr_status_rail,
		uint16_t *	vr_status
	)

plat_set_power_capping_command()

bool plat_set_power_capping_command	(	uint8_t	rail,
		uint16_t *	set_value,
		bool	is_perm
	)

Here is the call graph for this function:

plat_set_temp_threshold()

bool plat_set_temp_threshold	(	uint8_t	temp_index_threshold_type,
		uint32_t *	millidegree_celsius,
		bool	is_default,
		bool	is_perm
	)

Here is the call graph for this function:

plat_set_vout_command()

bool plat_set_vout_command	(	uint8_t	rail,
		uint16_t *	millivolt,
		bool	is_default,
		bool	is_perm
	)

plat_set_vout_range_max()

bool plat_set_vout_range_max	(	uint8_t	rail,
		uint16_t *	millivolt
	)

plat_set_vout_range_min()

bool plat_set_vout_range_min	(	uint8_t	rail,
		uint16_t *	millivolt
	)

post_all_sensor_read()

bool post_all_sensor_read	(	sensor_cfg *	cfg,
		void *	args,
		int *	reading
	)

Here is the call graph for this function:

post_ubc_read()

bool post_ubc_read	(	sensor_cfg *	cfg,
		void *	args,
		int *	reading
	)

post_vr_read()

bool post_vr_read	(	sensor_cfg *	cfg,
		void *	args,
		int *const	reading
	)

power_capping_rail_enum_get()

bool power_capping_rail_enum_get	(	uint8_t *	name,
		uint8_t *	num
	)

power_capping_rail_name_get()

bool power_capping_rail_name_get	(	uint8_t	rail,
		uint8_t **	name
	)

power_level_send_event()

int power_level_send_event	(	bool	is_assert,
		int	ubc1_current,
		int	ubc2_current
	)

pre_vr_read()

bool pre_vr_read	(	sensor_cfg *	cfg,
		void *	args
	)

pwr_level_mutex_init()

void pwr_level_mutex_init

(

void

)

set_alert_level_to_default_or_user_setting()

void set_alert_level_to_default_or_user_setting	(	bool	is_default,
		int32_t	user_setting
	)

set_ath_gpio_user_settings()

bool set_ath_gpio_user_settings	(	uint8_t *	ath_gpio_status_reg,
		bool	is_perm
	)

Here is the call graph for this function:

set_bootstrap_table_and_user_settings()

bool set_bootstrap_table_and_user_settings	(	uint8_t	rail,
		uint8_t *	change_setting_value,
		uint8_t	drive_index_level,
		bool	is_perm,
		bool	is_default
	)

set_thermaltrip_user_settings()

bool set_thermaltrip_user_settings	(	uint8_t *	thermaltrip_status_reg,
		bool	is_perm
	)

Here is the call graph for this function:

set_throttle_user_settings()

bool set_throttle_user_settings	(	uint8_t *	throttle_status_reg,
		bool	is_perm
	)

Here is the call graph for this function:

set_uart_power_event_is_enable()

void set_uart_power_event_is_enable

(

bool

is_enable

)

set_user_settings_alert_level_to_eeprom()

int set_user_settings_alert_level_to_eeprom	(	void *	user_settings,
		uint8_t	data_length
	)

set_user_settings_soc_pcie_perst_to_eeprom()

bool set_user_settings_soc_pcie_perst_to_eeprom	(	void *	user_settings,
		uint8_t	data_length
	)

Here is the call graph for this function:

strap_enum_get()

bool strap_enum_get	(	uint8_t *	name,
		uint8_t *	num
	)

strap_name_get()

bool strap_name_get	(	uint8_t	rail,
		uint8_t **	name
	)

temp_index_threshold_type_name_get()

bool temp_index_threshold_type_name_get	(	uint8_t	type,
		uint8_t **	name
	)

temp_sensor_rail_enum_get()

bool temp_sensor_rail_enum_get	(	uint8_t *	name,
		uint8_t *	num
	)

temp_sensor_rail_name_get()

bool temp_sensor_rail_name_get	(	uint8_t	rail,
		uint8_t **	name
	)

temp_threshold_type_enum_get()

bool temp_threshold_type_enum_get	(	uint8_t *	name,
		uint8_t *	num
	)

ubc_vr_rail_enum_get()

bool ubc_vr_rail_enum_get	(	uint8_t *	name,
		uint8_t *	num
	)

ubc_vr_rail_name_get()

bool ubc_vr_rail_name_get	(	uint8_t	rail,
		uint8_t **	name
	)

user_settings_init()

void user_settings_init

(

void

)

voltage_command_setting_get()

bool voltage_command_setting_get	(	uint8_t	rail,
		uint16_t *	vout
	)

vr_mutex_get()

void * vr_mutex_get

(

enum VR_INDEX_E

vr_index

)

vr_mutex_init()

void vr_mutex_init

(

void

)

vr_rail_enum_get()

bool vr_rail_enum_get	(	uint8_t *	name,
		uint8_t *	num
	)

vr_rail_name_get()

bool vr_rail_name_get	(	uint8_t	rail,
		uint8_t **	name
	)

vr_rail_voltage_peak_clear()

bool vr_rail_voltage_peak_clear

(

uint8_t

rail_index

)

vr_rail_voltage_peak_get()

bool vr_rail_voltage_peak_get	(	uint8_t *	name,
		int *	peak_value
	)

vr_status_enum_get()

bool vr_status_enum_get	(	uint8_t *	name,
		uint8_t *	num
	)

vr_status_name_get()

bool vr_status_name_get	(	uint8_t	rail,
		uint8_t **	name
	)

vr_vout_default_settings_init()

bool vr_vout_default_settings_init

(

void

)

vr_vout_user_settings_get()

bool vr_vout_user_settings_get

(

void *

user_settings

)

vr_vout_user_settings_init()

bool vr_vout_user_settings_init

(

void

)

Variable Documentation

ath_gpio_user_settings

ath_gpio_user_settings_struct ath_gpio_user_settings

extern

bootstrap_user_settings

bootstrap_user_settings_struct bootstrap_user_settings

extern

isl69259_init_args

isl69259_init_arg isl69259_init_args[]

extern

mp2971_init_args

mp2971_init_arg mp2971_init_args[]

extern

mpc12109_init_args

mpc12109_init_arg mpc12109_init_args[]

extern

power_capping_user_settings

power_capping_user_settings_struct power_capping_user_settings

extern

power_sequence_off_table

power_sequence power_sequence_off_table[]

extern

power_sequence_off_table_size

size_t power_sequence_off_table_size

extern

power_sequence_on_table

power_sequence power_sequence_on_table[]

extern

power_sequence_on_table_size

size_t power_sequence_on_table_size

extern

temp_threshold_table

temp_threshold_mapping_sensor temp_threshold_table[]

extern

temp_threshold_user_settings

temp_threshold_user_settings_struct temp_threshold_user_settings

extern

thermaltrip_user_settings

thermaltrip_user_settings_struct thermaltrip_user_settings

extern

throttle_user_settings

throttle_user_settings_struct throttle_user_settings

extern

user_settings

vr_vout_user_settings user_settings

extern

vout_range_user_settings

vr_vout_range_user_settings_struct vout_range_user_settings

extern

vr_pre_read_args

vr_pre_proc_arg vr_pre_read_args[]

extern

vr_rail_table

vr_mapping_sensor vr_rail_table[]

extern