47#define FRU_CFG_NUM MAX_FRU_ID
49#define MB_FRU_ADDR (0xA6 >> 1)
50#define FIO_FRU_ADDR (0xA4 >> 1)
51#define BB_FRU_ADDR (0xA4 >> 1)
52#define BPB_FRU_ADDR (0xA6 >> 1)
53#define SB_FRU_ADDR (0xA6 >> 1)
54#define PDB_FRU_ADDR (0xAA >> 1)
55#define PB_FRU_ADDR (0xA6 >> 1)
56#define FB_FRU_ADDR (0xA6 >> 1)
58#define I2C_1_MUX_ADDR (0xE0 >> 1)
59#define I2C_2_MUX_ADDR (0xE2 >> 1)
60#define I2C_6_MUX_ADDR (0xE4 >> 1)
61#define I2C_7_MUX_ADDR (0xE6 >> 1)
62#define PB_MUX_ADDR (0xE8 >> 1)
63#define SB_MUX_ADDR (0xE8 >> 1)
65#define MUX_CHANNEL_0 0
66#define MUX_CHANNEL_1 1
67#define MUX_CHANNEL_2 2
68#define MUX_CHANNEL_3 3
71#define MANAGEMENT_BOARD_FRU_EEPROM_OFFSET 0x0000
72#define MANAGEMENT_BOARD_FRU_EEPROM_START_OFFSET 0x0008
73#define MANAGEMENT_BOARD_FRU_EEPROM_BOARD_AREA_SIZE 0x0009
74#define PLAT_EEPROM_OFFSET 0x2000
75#define EEPROM_HMI_VERSION_OFFSET PLAT_EEPROM_OFFSET
76#define EEPROM_HMI_VERSION_SIZE 8
77#define EEPROM_RPU_ADDR_OFFSET (EEPROM_HMI_VERSION_OFFSET + EEPROM_HMI_VERSION_SIZE)
78#define EEPROM_RPU_ADDR_VERSION_SIZE 1
80#define EEPROM_UPTIME_OFFSET (EEPROM_RPU_ADDR_OFFSET + EEPROM_RPU_ADDR_VERSION_SIZE)
81#define EEPROM_UPTIME_SIZE 4
83#define EEPROM_PUMP1_UPTIME_OFFSET (EEPROM_UPTIME_OFFSET + EEPROM_UPTIME_SIZE)
84#define EEPROM_PUMP1_UPTIME_SIZE 4
86#define EEPROM_PUMP2_UPTIME_OFFSET (EEPROM_PUMP1_UPTIME_OFFSET + EEPROM_PUMP1_UPTIME_SIZE)
87#define EEPROM_PUMP2_UPTIME_SIZE 4
89#define EEPROM_PUMP3_UPTIME_OFFSET (EEPROM_PUMP2_UPTIME_OFFSET + EEPROM_PUMP2_UPTIME_SIZE)
90#define EEPROM_PUMP3_UPTIME_SIZE 4
uint16_t data_len
Definition: ipmb.h:14
uint8_t data[]
Definition: isl69259.c:2
uint32_t offset
Definition: pldm_firmware_update.h:0