23#define IPMI_EVENT_OFFSET_STS_E1S_PRESENT 0x80
24#define IPMI_EVENT_OFFSET_SYS_E1S_P12V_FAULT 0x83
25#define IPMI_EVENT_OFFSET_SYS_E1S_P3V3_FAULT 0x84
26#define IPMI_EVENT_OFFSET_SYS_INA233_ALERT 0x86
27#define IPMI_EVENT_OFFSET_SYS_EXPA_CLOCK_BUFFER 0x88
30#define IPMI_EVENT_OFFSET_SYS_NE_FM_EXP_MAIN_PWR_EN 0x89
31#define IPMI_EVENT_OFFSET_SYS_NE_PWRGD_P12V_MAIN 0x90
32#define IPMI_EVENT_OFFSET_SYS_NE_OPB_BIC_MAIN_PWR_EN_R 0x91
33#define IPMI_EVENT_OFFSET_SYS_NE_OPA_PWRGD_P1V8_VR 0x92
34#define IPMI_EVENT_OFFSET_SYS_NE_OPA_PWRGD_P0V9_VR 0x93
35#define IPMI_EVENT_OFFSET_SYS_NE_OPA_PWRGD_EXP_PWR 0x94
36#define IPMI_EVENT_OFFSET_SYS_NE_OPA_CLKBUF_RTM_OE_N 0x95
37#define IPMI_EVENT_OFFSET_SYS_NE_OPA_RESET_BIC_RTM_N 0x96
38#define IPMI_EVENT_OFFSET_SYS_NE_OPA_PERST_BIC_RTM_N 0x97
39#define IPMI_EVENT_OFFSET_SYS_NE_E1S_PRESENT 0x98
40#define IPMI_EVENT_OFFSET_SYS_NE_E1S_P12V_EFUSE_PWRG 0x99
41#define IPMI_EVENT_OFFSET_SYS_NE_E1S_P3V3_EFUSE_PWRG 0x9A
42#define IPMI_EVENT_OFFSET_SYS_NE_E1S_CLKBUF_OE_EN 0x9B
43#define IPMI_EVENT_OFFSET_SYS_NE_E1S_PCIE_RESET 0x9C
45#define IPMI_EVENT_OFFSET_SYS_ND_E1S_PWR_OFF 0x9D
46#define IPMI_EVENT_OFFSET_SYS_ND_OPA_PERST_BIC_RTM_N 0x9E
47#define IPMI_EVENT_OFFSET_SYS_ND_OPA_RESET_BIC_RTM_N 0x9F
48#define IPMI_EVENT_OFFSET_SYS_ND_OPA_CLKBUF_RTM_OE_N 0xA0
49#define IPMI_EVENT_OFFSET_SYS_ND_OPA_PWRGD_EXP_PWR 0xA1
50#define IPMI_EVENT_OFFSET_SYS_ND_OPA_PWRGD_P0V9_VR 0xA2
51#define IPMI_EVENT_OFFSET_SYS_ND_OPB_BIC_MAIN_PWR_EN_R 0xA3
52#define IPMI_EVENT_OFFSET_SYS_ND_E1S_PCIE_RESET 0xA4
53#define IPMI_EVENT_OFFSET_SYS_ND_CLKBUF_OE_EN 0xA5
54#define IPMI_EVENT_OFFSET_SYS_ND_E1S_P12V_EFUSE_PWRG 0xA6
55#define IPMI_EVENT_OFFSET_SYS_ND_E1S_P3V3_EFUSE_PWRG 0xA7
uint8_t event_type
Definition: storage_handler.h:10